

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Matthew J. Adiletta et al.     Art Unit: 2189  
Serial No.: 10/776,702                     Examiner: Behzad Peikari  
Filed : February 10, 2004  
Title : SRAM CONTROLLER FOR PARALLEL PROCESSOR ARCHITECTURE  
         INCLUDING A READ QUEUE AND AN ORDER QUEUE FOR  
         HANDLING REQUESTS (AS AMENDED)

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicants call attention to the attached Information  
Disclosure Statement and documents listed on form PTO-1449.

European Patent Publication No. 0 959 602 is in the French  
language. The English counterpart of this application is filed  
herewith, U.S. Patent No. 6,697,379.

The documents are in the English language; hence no concise  
explanation is necessary per Rule 98(a)(3).

Consideration of the foregoing and enclosures plus the  
return of a copy of the enclosed form PTO-1449 with the  
Examiner's initials in the left column per MPEP 609 are  
earnestly solicited along with an early action on the merits.

Kindly accept this Information Disclosure Statement under Rule 97(c)(2). Please apply the rule 17(p) certification fee in the amount of \$180 to deposit account 06-1050.

Respectfully submitted,

Date: October 24, 2007

/Denis G. Maloney/  
Denis G. Maloney  
Reg. No. 29,670  
Attorney for Intel Corporation

Fish & Richardson P.C.  
USPTO Customer No. **20985**  
12390 El Camino Real  
San Diego, CA 92130  
Telephone: (858) 678-5070  
Facsimile: (858) 678-5099

10783504.doc